#### Code-based Cryptography

Side-Channel Attacks




Fraunhofer Workshop Series 01 – Post-Quantum Cryptography in Practice Speaker: Dr. Bernhard Jungk



## Introduction to Side Channel Attacks







© xkcd.com





Background on Side-Channels

#### Timing Side-Channels

- Remote key extraction, many examples:
  - » 2005 "Cache-Timing Attack on AES", Bernstein
  - » 2017 "A Microarchitectural Side Channel Attack on Several Real-World Applications of Curve25519", Genkin et al.
- Meltdown and Spectre 🧔 🦨
  - » Most processors vulnerable to one of the problem
  - » Extraction of kernel space memory possible
  - » Architectural problem of the processor designs
- Very high impact on most systems with remote interfaces (from smartcards to servers)



Background on Side-Channels

#### Power/EM Side-Channel Attacks

- First published by Kocher in 1999
- Many variants
  - » Simple power analysis
  - » Differential/correlation power analysis  $\rightarrow$  Statis
  - » Template attacks
  - » Machine-learning based approaches
- Countermeasures are costly
  - » Masking removes some leakages completely in theory
  - » Hiding reduces the signal to noise ratio
- High impact on embedded systems and smartcards

- $\rightarrow$  Direct interpretation of traces
- $\rightarrow$  Statistical modelling
  - ightarrow Profiling of device
  - $\rightarrow$  Advanced profiling of device



Power and EM analysis – A short introduction


#### Energy consumption changes:

- Depending on the algorithm:
  - Different operations consume a different amount of energy.
- Depending on the input data:
  - In traditional CMOS switching consumes the highest amount of energy
  - Switching from 0 to 1 (or 1 to 0) consumes more energy than the 0 to 0 (or 1 to 1) transitions.




Power and EM analysis – A short introduction

#### Statistical Modelling of Leakage





Power and EM analysis – A short introduction




FPGA Implementation of ChaCha20:

- 20 clearly identifiable rounds
- Measured power consumption changes in each round:
  - Internal data
  - Measurement noise



Power and EM analysis – Modular Addition




Protected FPGA Implementation of Modular Addition:

- PRNG for mask generation was deactivated
- Histogram of a leaking point of interest
- Different inputs clearly identifiable in histograms



Power and EM analysis – General Approach for Profiled Attack



Our setup for this attack:

Oscilloscope:Lecroy HDO6104-MSTarget:SASEBO GII(Side-Channel Evaluation<br/>Board with Xilinx Virtex-5 FPGA)Probe:Langer RF-U 5-2




# Side Channel Attacks on the Niederreiter Cryptosystem






#### Attack Strategy

Niederreiter Cryptosystem



## Application to Code-Based Cryptography

Niederreiter Cryptosystem - Analysis



Decrypt a single ciphertext

Exploit properties of decryption

Extract private key

Exploit properties of decryption or <u>key generation</u>





## Application to Code-Based Cryptography

Niederreiter Cryptosystem - Analysis

Why attack the key generation?


- Private key is large
- Private key can be regenerated from a seed
- Many implementations will regenerate the private key on demand, e.g. on power up
- Power or EM trace can be recorded many times without effort (for noise reduction)





#### Application to Code-Based Cryptography

Niederreiter Cryptosystem - Key Generation




Fraunhofer SINGAPORE

## Demonstration on Merge Sort






Merge Sort




Merge Sort






Merge Sort






Merge Sort – Attack Concept




SINGAPORE

Merge Sort – Attack Concept



Merge Sort – Profiling



Remember: We are generating the same key every the time!

Problem: How to differentiate between "left" and "right" in a single trace?


Unknown pattern of power consumption for "left" and "right".

Unknown position of the interesting points in a power/EM trace.




Merge Sort – Profiling







Merge Sort – Profiling




Profiling assumption: Attacker is able to set the seed

Measure selection "right" with different seeds.



Merge Sort – Profiling




Statistical Leakage Detection:

Identifies the points of interest in the trace




Merge Sort – Profiling






Merge Sort – Profiling





Merge Sort – Profiling




Generate Profiling Information

Simple model: Global weighted threshold




Merge Sort – Profiling

32





Merge Sort – Attack Phase




Record many traces with secret key

Average traces (noise reduction)

Compute weighted mean of points of interest



Merge Sort – Attack



SINGAPORE

## Countermeasures





Countermeasures – Hiding the Key

#### Randomize data? Trivial randomization:

- Changes permutation or
- Exhibits same behavior
- → Doesn't work!



Countermeasures – Hiding the Key

#### Randomize data? Advanced idea:

- Generate different data
- Leading to same permutation, but
- Different "left"-"right" selection behavior

Computationally very hard  $\rightarrow$  Doesn't work!




Countermeasures – Hiding the Key

Disturb signal or randomize execution

- Add clock jitter
- Add noise sources
- Shuffling of operations for each key generation



Countermeasures – Shuffling



Countermeasures – Shuffling

## For merge sort, there are 8192! possible permutations for the first layer alone.

SNR can be significantly reduced.







#### Thank you for your attention!



